Implement PE

Yu-Chi Chu

06 Apr 2024

Abstract:

In this design, I implemented a radix-4-Booth’s multiplier. I’ll illustrate the concept of radix-2 multiplier first, and then explain why radix-2 itself is less efficient than the radix-4 version. Finally, I’ll introduce the radix-4 version and give a brief summary of this project.

Concept of radix-2-Booth’s multiplier:

1. Basics:

Before diving into Booth’s algorithm, let’s consider a multiplication with multiplicand M: 01011, and multiplier R: 01110. Booth observed that if a number with a continued 1’s sequence, then this number can be calculated as followed: R = 24-21. Therefore, instead of doing M\*Q in a naïvely every-bit-multiplication way, M\*Q can be obtained through this modified equation:

*24(M) – 21(M) = 24(M) + 21(2’s comp. of M)*

With this explained, one can easily conclude that Booth’s algorithm is to reduce the computation time by **exploiting continued 1’s sequence**, hence the worst-case scenario is when multiplier is a bit-sequence of 01010101…, with 0 and 1 alternating.

1. Generalization:

In Booth’s algorithm, considered a n-bit **Multiplicand** ‘**M**’ represented as *Mn-1 Mn-2 ...... M2 M1M0* and a n-bit **Multiplier** ‘**R**’ represented as *Rn-1 Rn-2 ......R2 R1 R0*. Both of these are signed (two’s compliment) binary numbers. In raidx-2 version, we collect multiplier in every 2 bits, and we do specific operation with respect to the bit-pattern in each collection.

Let’s construct a table with Ck and Sk, where Ck is the 2-bit collection term, and Sk is the specific operation corresponding to the given collection.

|  |  |
| --- | --- |
| Ck | Sk |
| 00 | 0 |
| 01 | +1 |
| 10 | -1 |
| 11 | 0 |

Table 1

The rule to make each collection Ck is such that Ck = (RkRk-1), for k ranging from 1 to n-1, and Ck = (RkZ) for k= 0, where Z is the appended bit to the LSB of R, its value is 0. This process will result in ‘n’ collections, such that:

Cn-1= (Rn-1Rn-2), .........C1=(R1R0), C0=(R0Z).

As per Booth’s algorithm, we have this equation:

*M \* R = M \* {(Sn-1 \* 2n-1) + (Sn-2 \* 2n-2) ............(S2 \* 22) + (S1 \* 21) + (S0 \* 20)}*

- equation (1)

Now equation (1) can be rewritten as

*M \* R = (M \* pn-1 )+ (M \* pn-2 ).......+ (M \* p1 )+ (M \* p0 )*

- equation (2)

where, pn-1= Sn-1 \* 2n-1, pn-2=Sn-2 x 2n-2.......p1=S1\*21, p0= S0x20. Eqa. (2) can be further rewritten as

*M \* R = ppn-1 \* 2n-1+ ppn-2 \* 2n-2.......+ pp1 \* 21+ pp0 \* 20*

- equation (3)

where *ppn-1* = (M \* *pn-1*), *ppn-2*= (M \* *pn-2*), ... *pp1*= (M \* *p1* ), *pp0*= (M \* *p0*) are called partial products.

1. Example demonstration:

Given that M = 10110(-10), R= 10011(-13). We append Z to R to make the new R as 10011Z, where Z = 0, so new R = , then we have collections as followed:

C4 = 10, S4 = -1

C3 = 00, S3 = 0

C2 = 01, S2 = +1

C1 = 11, S1 = 0

C0 = 10, S0 = -1

pp0 = M\*S0

pp1 = M\*S1

pp2 = M\*S2

pp3 = M\*S3

pp4 = M\*S4

Final product = pp4\* 24+ pp3\* 23+pp2 \*22 + pp1\*21+pp0 \* 20. Shown in figure 1.

一張含有 文字 的圖片

自動產生的描述

Figure 1

1. Radix-2 Bottleneck:

Please note that there are 5 partial products to add in this example, meaning with n-bit multiplication, there will be a number of n partial products to add. Nominally, the critical path of the multiplier depends upon the number of partial products existing. The radix-4 version is the solution to this problem, which reduces the number of partial products by half.

Radix-4-Booth’s multiplier:

For n-by-n-bit multiplication, radix-4 version can reduce the number of partial products to ‘n/2’, if n is even, ‘(n+1)/2’ if n is odd. The main difference between radix-2 and radix-4 is the bits difference in collection term. Here in radix-4 version, the collection is now in term of 3-bit.

Therefore, we can construct a new table relating Ck and Sk together like the way we’ve done above. Shown in table 2. Noted that N = n/2, for ‘n’ is even, N=(n+1)/2 if ‘n’ is odd.

Ck = (R2k+1R2kR2k-1), for k ranging from 1 to N-2.

Ck = (R2k+1R2kZ), for k = 0, and Z=0.

Ck = (R2k+1R2kR2k-1), if ‘n’ is even, and k = N-1

Ck = (R2kR2kR2k-1), if ‘n’ is odd, and k = N-1, note that the sign bit is repeated.

|  |  |
| --- | --- |
| Ck | Sk |
| 000 | 0 |
| 001 | +1 |
| 010 | +1 |
| 011 | +2 |
| 100 | -2 |
| 101 | -1 |
| 110 | -1 |
| 111 | 0 |

Table 2

The full radix-4 booth multiplier equation can be written as

*M\*R = M\*SN-1 \*22\*(N-1) + M\*SN-2 \* 22\*(N-2) .......+ M\*S1 \* 22+ M\*S0\* 20*

*-equation (4)*

Example demonstration:

Given the same example as above, M = 10110(-10), R= 10011(-13), since n is odd, N = (n+1)/2 = 3. New R = . Visualization is shown in Fig.2.

The collection terms are:

C0 = 110, so S0 = -1

C1 = 001, so S1 = +1

C2 = 110, so S2 = -1

so our partial products are:

pp0 = M\*S0

pp1 = M\*S1

pp2 = M\*S2

Therefore, M x R is as follows

M x R = pp2 \* 24+ pp1 \* 22+ pp0 \* 20 = 11010(-10) \* (-1) \* 24 + 11010(-10) \* (+1) \* 22 + 11010(-10) \* 20 \* (-1).

一張含有 文字 的圖片

自動產生的描述

Figure 2

Please note that each partial product is begin shifted 2 bits leftward at the current position.

Hardware Architecture:

1. Preface:

After understanding the algorithm detail, we shall now dive into the implementation of radix-4-Booth’s multiplier. For a 8-by-8-bit multiplication, we can give that N for multiplier(R) is 4, implying we’re going to have 4 partial products, and the collection terms are :

Ck = (R2k+1R2kZ), for k = 0, and Z=0.

Ck = (R2k+1R2kR2k-1), for k ranging from 1 to N-2.

Ck = (R2k+1R2kR2k-1), if ‘n’ is even, and k = N-1.

1. Implementation techniques:
2. First encode every collection term from R in parallel🡪 Booth\_enc.
3. Then decode the collection terms to generate partial products🡪Gen\_prod.
4. Shift every partial product to their corresponding position and add them up.
5. Block diagram

In Fig.3, I instantiate 4 booth encoders in parallel, and then send the flags (neg, two, one, zero) to gen\_prod units for producing partial products. Note that I realize addition operations by utilizing carry-save adders (CSA) instead of ripple-carry adders (RCA). Nevertheless, RCA is used in the last stage of addition. Therefore, the time-consuming operation of adding partial products can be further accelerated. However, due to the small amount of partial products in this practice, the speed up by CSAs is not significant. The area that CSA occupied has become the overhead of this design **if the number of partial products is larger**.

In conclusion, using CSA is of better performance in both speed and area in this 8-by-8-bit-multiplication practice. Please note that inside CSA and RCA are many full adders (FA). CSA is just another transformation of FA, which has 3 inputs and 2 outputs. The Verilog code is written in a structural way in this practice.

1. Files
2. Booth\_enc.v
3. Gen\_prod.v
4. FA.v
5. HA.v
6. CSA.v
7. RCA.v
8. MAC.v

一張含有 圖表 的圖片

自動產生的描述

Figure 3

Simulation Results:




Figure 4

In Fig.4, one can observe that 3\*5 = 15, which is shown in add\_res, and then psum is added to the 15, which gives the updated\_psum. For another example, 3\*6 = 18, which is also correct.

一張含有 圖表 的圖片

自動產生的描述

Figure 5